Synthesis of digital circuits with ability to generalize

WILIAN SOARES LACERDA¹
ANTÔNIO DE PÁDUA BRAGA²

¹UFLA - Federal University of Lavras
DCC - Department of Computer Science
P.O. Box 3037 - Campus da UFLA 37200-000 - Lavras (MG) - Brazil
lacerda@dcc.ufla.br

²UFMG - Federal University of Minas Gerais
DELT - Department of Electronic
Av. Antônio Carlos 6627 - 31270-901 - Belo Horizonte (MG) - Brazil
apbraga@cpdee.ufmg.br

Abstract. A method for synthesis of digital hardware classification circuits is presented in this paper. The method works by first selecting data from the truth table that are important for generalization of the circuit. The selected subset is provided to a Boolean minimization algorithm (Espresso) that, by hypercube expansion, generates a classifier with a smoother separation surface between classes. The results show that obtained circuits have a generalization performance comparable to Support Vector Machines and Multilayer Perceptron.

Keywords: synthesis, digital circuit, generalization.

(Received August 13, 2010 / Accepted August 18, 2010)

1 Introduction

In general, the synthesis of digital circuits aims to find the circuit with fewer gates (logic minimization) and serving the truth table of binary data. Thus, the generalization ability of the circuit is not an objective of minimizing Boolean. In this paper a method for hardware implementation of digital classifier circuits with good generalization is proposed. This method is based on the idea of separation margin maximization with prior sample selection according to the k nearest neighbor (KNN) rule [4].

Large margin classifiers [12] result on smoother and unbiased separation surfaces, yielding improved generalization performance. The approach presented in this paper aims at obtaining large margin classifiers by taking advantage of hypercube expansion of Boolean minimizing algorithms as described next. The performance of the proposed method is compared with popular algorithms of Artificial Neural Networks [8] and Support Vector Machines [15].

2 The proposed method

An overview of the steps required to generate the final circuit is presented in Figure 1. Initially, a subset of patterns just off the separation margin between the classes (outputs 0 and 1) is selected from the initial truth table. The algorithm works by first selecting a seed subset that corresponds to those patterns within the separation margin. The final truth table is then formed by the k nearest neighbors of the seed patterns, not including any pattern within the margin.

The value of k determines the size of the final truth table, which corresponds to a subset of lateral patterns just off the separation margin. The higher the k value, the greater the size of the lateral data. The lateral patterns are then provided to the Boolean minimizing that
generates the final circuit. The hypercube expansion of Boolean minimizing such as Espresso or Quine-McCluskey [3] applied to the lateral patterns results on the final separation surface between the classes.

The final circuit tends to be a large margin classifier, since the expansion occurs concurrently in both sides of the margin and the effect of noisy patterns is minimized in the selected data. If the whole initial training set is provided directly to the Boolean minimizing with-
seed vectors, what resulted on 2980 samples. In Figure 2 is displayed the histogram of the data generated for each class, taking into account the frequency which each bit is activated (logic '1'). It is observed that there is a trend in preference for activation of some bits, different for each class. For the data generated for the class '0', the bits between bit 5 and bit 18 have a higher frequency of activation. For the data generated for the class '1', the bits close to 12 have a higher frequency of activation.

The order of storage of samples is random and they can be of any class. Of the total samples, 2384 (80%) were used as reference for the classifier circuit (training), and 596 (20%) were reserved for test. In order to obtain average values in the graphs that follow, the generation of samples was repeated 10 times.

The graph in Figure 3 indicates the average number of selected samples to compose the remaining small subset for each value of k, in each metric used. It is observed that as the parameter k grows, the number of selected samples also increases, obviously. The overlap metric showed a higher rate of growth of samples function of k, while the metric Bayes had the lowest rate. The selected data subset is used by Espresso to obtain logic function of the digital circuit classifier reducing the footprint and consumption of the circuit generated.

The graph in Figure 4 shows the average number of correct classification test data obtained by simulation of the digital circuit obtained from RRS, for the 10 experiments and for each of the 6 metrics tested. It is observed from the graph that the average number of correct answers of classification initially increases from k = 1 independent of the metric used, and after a certain value for k the chart tends to stabilize. Best result is obtained for k = 7 and using the modified VDM metric. The worst performance of the circuit was obtained using the Bayesian metric (for low values of k, k < 5) and overlap (for higher values of k, k > 5).

The Figure 5 shows the average number product terms obtained in function of the parameter k. The metric overlap had the highest index product terms in function of k, which explains the low performance of this metric in the index hit the circuit shown in previous figure. The modified VDM metric, in turn, had the lowest rate product terms in function of k, which explains its greater capacity for generalization, i.e., a higher rate of correct answers for the test data.

The performance of the circuits generated by the RRS method was compared with other approaches, such as the Multilayer Perceptron [4] trained with the multi-objective learning algorithm [14] and Support Vector Machines [15]. In order to compare the proposed method with the other training approaches, MLP and SVM were used to reclassify the training data (truth table) that was then provided as an argument to Espresso in order to generate the digital classifier circuits. The reclassification is necessary in order to provide the data set with the functions learned by MLP and SVM and to generate the final circuits with the specific characteristics inherited from each one of the learning machines.

Table 1 shows the results obtained by the different methods for generating the digital circuits for the 10 different artificial data sets. The table shows the number of samples used to generate the digital circuit by Espresso, the time took by Espresso in seconds, the mean number of product terms in Boolean function, and the correct classification performance for each method. The values are in the form of medium and deviation. As can be observed, the RRS method, using k = 7 and distance metric modified VDM (VDMm), results on similar performance when compared with the others methods, but with a smaller number of samples. Because the RSR method selects a smaller amount of samples as input to Espresso program, it required significantly less time processing when compared with other methods. The proposed method also generates the digital circuit with less product terms for the Boolean function, which saves logic gates in the implementation of digital circuit, reducing the footprint and consumption of the circuit generated.

5 Conclusions

The proposed method for synthesis of digital hardware classification circuits described in this paper yields circuits with generalization performance compatible with popular pattern classification approaches, such as SVMs and MLPs. The method takes advantage of hypercube expansion of Boolean minimize algorithms in order to generate a smooth separation surface between classes and requires less user intervention than other machine learning approaches.

The classifier digital circuit designed by the proposed selected data RSR method has performance rating similar to the best classification methods used for the corresponding circuit, but with less training data. Some tests were implemented using artificial data, whose results confirm the observations. Moreover, the use the proposed method required less computational effort for minimizing Boolean function (Espresso) due to the smaller number of samples training.

The proposed method has a high computational cost, because it is derived from Nearest Neighbor Rule. The complexity is due mainly to calculation of distances between all training samples to choose the nearest neigh-
Figure 2: Histogram of the synthetic binary data.

Figure 3: Selected subset mean size ζr as a function of k.
Figure 4: Mean performance of the final circuit classification as a function of k.

Figure 5: Number of product terms as a function of k.
Table 1: Comparison of the variations of the proposed method with SVMs and MLPs.

<table>
<thead>
<tr>
<th>Method</th>
<th>Number of samples</th>
<th>Espresso [s]</th>
<th>N. products</th>
<th>Hit [%]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Without selection</td>
<td>2380 (100.00%)</td>
<td>2 ± 0.5</td>
<td>65 ± 3</td>
<td>84.0 ± 1.6</td>
</tr>
<tr>
<td>RRS (k = 7, VDMm)</td>
<td>1129 ± 44 (47.4 ± 1.8%)</td>
<td>&lt; 1</td>
<td>19 ± 1</td>
<td>89.1 ± 1.2</td>
</tr>
<tr>
<td>MLP (32 neurons)</td>
<td>2380 (100.00%)</td>
<td>6 ± 1</td>
<td>30 ± 2</td>
<td>89.1 ± 1.1</td>
</tr>
<tr>
<td>SVM (rbf, w=10, c=1)</td>
<td>2380 (100.00%)</td>
<td>5 ± 1</td>
<td>31 ± 1</td>
<td>88.6 ± 0.8</td>
</tr>
</tbody>
</table>

Moreover, the method uses a process of ordering the values of the distances calculated (Quicksort was used) to decision making. The complexity of the method is also increased by the 3 different steps performed in sequence, using iteration for each step. Despite this, the largest bottleneck for determination of the digital circuit is the function Boolean minimizing (Espresso).

References


